F-Tile Interlaken Intel® FPGA IP Design Example User Guide

Download PDF
ID 683069
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Design Example Description 3. F-Tile Interlaken Intel® FPGA IP Design Example User Guide Archives 4. Document Revision History for F-Tile Interlaken Intel® FPGA IP Design Example User Guide
1. Quick Start Guide x
1.1. Hardware and Software Requirements 1.2. Generating the Design 1.3. Directory Structure 1.4. Simulating the Design Example Testbench 1.5. Compiling the Design Example
2. Design Example Description x
2.1. Design Example Components 2.2. Interface Signals 2.3. Register Map 2.4. Reset
1. Quick Start Guide
2. Design Example Description
3. F-Tile Interlaken Intel® FPGA IP Design Example User Guide Archives
4. Document Revision History for F-Tile Interlaken Intel® FPGA IP Design Example User Guide

1. Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 21.3
IP Version 3.0.0

The F-Tile Interlaken Intel® FPGA IP core provides a simulation testbench. A hardware design example that supports compilation and hardware testing will be available in the Intel® Quartus® Prime Pro Edition software version 21.4. When you generate the design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design.

The testbench and design example supports NRZ and PAM4 mode for F-tile devices. The F-Tile Interlaken Intel® FPGA IP core generates design examples for the following supported combinations of number of lanes and data rates.
Table 1.  IP Supported Combinations of Number of Lanes and Data RatesThe following combinations are supported in the Intel® Quartus® Prime Pro Edition software version 21.3. All other combinations will be supported in a future version of the Intel® Quartus® Prime Pro Edition.
Number of Lanes Lane Rate (Gbps)
6.25 10.3125 12.5 25.78125 53.125
4 Yes - Yes Yes -
6 - - - Yes Yes
8 - - Yes Yes -
10 - - Yes Yes -
12 - Yes Yes Yes -
Figure 1. Development Steps for the Design Example
Note: Hardware Compilation and Testing will be available in the Intel® Quartus® Prime Pro Edition software version 21.4.
The F-Tile Interlaken Intel® FPGA IP core design example supports the following features:
  • Internal TX to RX serial loopback mode
  • Automatically generates fixed size packets
  • Basic packet checking capabilities
  • Ability to use System Console to reset the design for re-testing purpose
Figure 2. High-level Block Diagram
Related Information
Level Two Title