P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* Design Example User Guide

ID 683038
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Running Simulations Using Riviera*

To run simulations using the Riviera* simulator, follow these steps:

  1. Go to the working directory <example_design>/pcie_ed_tb/pcie_ed_tb/sim/aldec.
  2. Invoke vsim by typing: vsim -c -do rivierapro_setup.tcl.
  3. Type: ld_debug
  4. Type: run -all
  5. A successful simulation ends with the following message, "Simulation stopped due to successful completion!".