Intel® FPGA P-Tile Avalon® Streaming IP for PCI Express* Design Example User Guide
ID
683038
Date
10/04/2021
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.3.1.1. Test Driver Module
The test driver module, intel_pcie_ptile_tbed_hwtcl.v, instantiates the top-level BFM,altpcietb_bfm_top_rp.v.
The top-level BFM completes the following tasks:
- Instantiates the driver and monitor.
- Instantiates the Root Port BFM.
- Instantiates the serial interface.
The configuration module, altpcietb_g3bfm_configure.v, performs the following tasks:
- Configures and assigns the BARs.
- Configures the Root Port and Endpoint.
- Displays comprehensive Configuration Space, BAR, MSI, MSI-X, and AER settings.