DE10-Nano Board Schematic
Published: 02/03/2017
Last Updated: 02/03/2017
Figure below shows the block diagram of the DE10-Nano development board. Connections are made through the Cyclone V* SoC FPGA. See attached PDF for full schematic details.
| Attachment | Size |
|---|---|
| de10-nano-schematic.pdf | 1.4 MB |
1
Product and Performance Information
1
Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.