A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
Compile your SYCL* C++ code into a SystemVerilog module. Often called an IP Core, this module can then be used in an FPGA project using the Intel® Quartus® Prime Software Suite or added to an accelerator card as part of an all-in-one acceleration solution.