A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
This document describes how the high-speed, serial lanes of the Ethernet multi-rate
PHY are mapped to Ethernet media access controller (MAC) ports, which are then
enumerated as PCIe physical functions (PF) upstream at the operating system or
driver level.