Modeling System Signal Integrity Uncertainty Considerations

Description

This white paper describes signal integrity (SI) mechanisms that cause system-level timing uncertainty and how these mechanisms are modeled in the Intel® Quartus® Prime software Timing Analyzer to achieve timing closure for external memory interface designs