A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
This white paper provides a general overview of a double data rate (DDR) SDRAM interface and discusses Altera®’s solution for implementing 400 megabits per second (Mbps) DDR interfaces using Stratix®TM and Stratix® GX FPGAs. Experimental results from hardware testing are also presented.