VHDL: 8 x 64 Shift Register with Taps



This example describes an 8-bit wide, 64-bit long shift register with equally spaced taps in VHDL. Synthesis tools detect groups of shift registers and infer altshift_taps megafunction depending on the target device architecture.

Figure 1. 8x64 shift register top-level diagram.

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Intel® Design Example License Agreement.