This example describes an 8-bit wide, 64-bit long shift register with equally spaced taps in Verilog HDL. Synthesis tools detect groups of shift registers and infer altshift_taps megafunction depending on the target device architecture.
Download the files used in this example:
The use of this design is governed by, and subject to, the terms and conditions of the Intel® Design Example License Agreement.
Table 1 lists the ports and gives a description for each.