Article ID: 000087171 Content Type: Troubleshooting Last Reviewed: 11/15/2011

Simulation Not Supported for Stratix V Designs

Environment

  • Stratix® V FPGAs
  • Quartus® II Subscription Edition
  • Simulation
  • Ethernet
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    The IP core does not support simulation for designs that target Stratix V devices.

    This issue affects all 10GbE MAC designs.

    Resolution

    No workaround.

    This issue will be fixed in a future version of the 10-Gbps Ethernet MAC MegaCore function.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.