Article ID: 000086914 Content Type: Troubleshooting Last Reviewed: 10/17/2016

Why does u-boot hang on Arria 10 SoC devices when I use External FPGA Configuration with no external memory?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Intel® SoC FPGA Embedded Development Suite (SoC EDS) Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the SoC EDS software version 16.0 and later, u-boot-socfpga may fail to boot for Arria® 10 SoC designs when:

    • External FPGA Configuration is selected in BSP-Editor / u-boot-socfpga
    • There is no External Memory Interface (EMIF) connected to the HPS

     

    Resolution

    To work around this problem in u-boot-socfpga boot loaders generated from the SoC EDS software version 16.0, download and apply the u-boot-socfpga_arria10_sdram.patch.

    The patch makes changes to uboot-socfpga/arch/arm/cpu/armv7/socfpga_arria10/sdram.c,  adding a #define for the non-existence of an external memory interface.

    To apply the patch

    1. Copy the .patch file to the uboot-socfpga directory created when  make was run from your bsp-editor generated BSP (software/<bsp name>/uboot-socfpga)
    2. git apply <filename>.patch
    3. Move to the bsp directory: cd ..
    4. Rebuild u-boot:  make clean; make
    5. Write the updated uboot_w_dtb-mkpimage.bin to your sdcard / QSPI
     
    This problem is scheduled to be fixed in a future release of the SoC EDS software.

    Related Products

    This article applies to 1 products

    Intel® Arria® 10 SX SoC FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.