Article ID: 000086599 Content Type: Troubleshooting Last Reviewed: 06/24/2025

Is there an issue with Configuration via Protocol (CvP) when configuring using CvP with truncated or corrupted periphery/core bitstream in Intel Agilex™ 7 FPGA devices?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

In the Quartus® Prime Pro Edition Software version 21.2 and below, performing CvP configuration can cause the Agilex™ 7 FPGA devices to hang if a truncated or corrupted periphery/core bitstream is sent. Once the FPGA hangs due to receiving a truncated or corrupted periphery/core bitstream, subsequent reconfiguration via CvP Initialization Mode/CvP Update mode cannot be performed.

 

 

Resolution

This problem is already fixed in Quartus® Prime Pro Edition Software version 22.2.

Related Products

This article applies to 2 products

Intel Agilex® 7 FPGAs and SoC FPGAs I-Series
Intel Agilex® 7 FPGAs and SoC FPGAs F-Series

1