Article ID: 000086473 Content Type: Troubleshooting Last Reviewed: 10/29/2018

Why does the FPGA to HPS bridge address width dropdown in the Hard Processor System Intel® Stratix® 10 FPGA IP allow for up to 40-bit addressing?

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    The Bridge Address width dropdown in the FPGA to HPS slave interface section of the HPS FPGA AXI Bridges section on the FPGA Interfaces tab of the Hard Processor System Intel Stratix 10 FPGA IP allows selections of up to 40-bit addressing.  However, the HPS address map as visible from the FPGA is only 128GB, or 37-bits.

    Resolution

    In the Stratix 10 HPS interconnect, the high order bits are available but ignored.  Masters accessing this bridge should not use these bits.

    This is scheduled to be fixed in a future version of the Intel® Quartus® Prime Pro Software.

    Related Products

    This article applies to 2 products

    Intel® Stratix® 10 SX SoC FPGA
    Intel® Stratix® 10 TX FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.