Article ID: 000085350 Content Type: Troubleshooting Last Reviewed: 07/18/2016

Clocked Video Input II IP Core Assigns Incorrect Interlaced Fields

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The Clocked Video Input II IP core erroneously reports the interlaced fields F0 as F1 and F1 as F0 when you turn on the Extract field signal parameter.

When you turn on the Extract field signal parameter, the Clocked Video Input II IP core adds a logic to extract field signal from the V-sync and H-sync timings. This extraction is not necessary for the following conditions:

  • Video interface standards like serial digital interface (SDI) where interlaced informaton is embedded in the header data.
  • External vid_f signal is available to the Clocked Video Input II IP core indicating the field status of the incoming video data.
Resolution

There is no workaround for this issue.

This issue will be fixed in a future version of the Clocked Video Input II IP core.

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.