Article ID: 000084245 Content Type: Troubleshooting Last Reviewed: 08/15/2023

Why is my HPS DDR3 controller failing calibration?

Environment

    Quartus® II Subscription Edition
    DDR3 SDRAM Controller with UniPHY Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Your HPS DDR3 controller generated with Quartus® II software version 13.0 or 13.0sp1 may experience a calibration failure and produce the following debug messages in the debug output text file:

test_load_patterns(0,ALL) => (85 == 255) => 0

Guaranteed read test failed

SEQ.C: Calibration Failed

SEQ.C: Error Stage : 1

SEQ.C: Error Substage: 1

SEQ.C: Error Group : 0

There is a known issue where the HPS Vref pins draw high current causing the Vref voltage to drop and DDR3 calibration to fail.

Resolution

Install the Quartus® II 13.0SP1 release DP5 patch. See the link in Related Solutions below.

The same fix is also available as a separate patch (1.34) for the Quartus® II 13.0SP1 release. It is recommended that users install the DP5 patch, but should a separate patch for only the HPS Vref issue be required, please contact Altera.

This issue has been fixed in the Quartus® II software 13.1 release.

Related articles

Related Products

This article applies to 19 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Stratix® III FPGAs
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.