Description
Yes, a lock circuit failure may occur in Stratix® II, Stratix® II GX, and HardCopy® II devices for certain M counter and charge pump current (ICP) setting combinations for both Enhanced and Fast PLLs.
Refer to the Stratix II FPGA Family Errata Sheet (PDF) for more information.