Article ID: 000080417 Content Type: Troubleshooting Last Reviewed: 03/16/2020

Why is the Avalon® memory mapped bus unresponsive when reading the Intel® Stratix® 10 E-Tile Hard IP for Ethernet TX MAC, RX MAC, and PHY registers when auto negotiation and link training are enabled and the link is down?

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    When using the Intel® Stratix® 10 E-Tile Hard IP for Ethernet with auto negotiation and link training enabled in the Intel® Quartus® Prime Pro Edition Software version 19.2 or earlier, the Avalon® memory mapped registers will not be accessible if the transceiver link is not yet established. 

    Resolution

    To work around this problem in the Intel® Quartus® Prime Pro Edition Software version 19.2 or earlier, establish the link with the transceivers before reading the TX MAC, RX MAC and PHY registers.

    This problem has been fixed starting in the Intel® Quartus® Prime Pro Edition Software 19.3.

    Related Products

    This article applies to 4 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs
    Intel® Stratix® 10 MX FPGA
    Intel® Stratix® 10 TX FPGA
    Intel® Stratix® 10 DX FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.