Article ID: 000079907 Content Type: Troubleshooting Last Reviewed: 07/02/2014

Which HPS SDRAM Controller command ports are associated with which AXI interfaces?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    The Cyclone® V and Arria® V HPS SDRAM controller allows for up to 3 AXI™ interfaces.  The following shows the mapping of SDRAM controller command port to AXI interface read/write channel. 

    • Command port 0: f2h_sdram0 AXI Read commands
    • Command port 1: f2h_sdram0 AXI Write commands
    • Command port 2: f2h_sdram1 AXI Read commands
    • Command port 3: f2h_sdram1 AXI Write commands
    • Command port 4: f2h_sdram2 AXI Read commands
    • Command port 5: f2h_sdram2 AXI Write commands

    Resolution

    This information is scheduled to be included in a future release of the Arria V and Cyclone V Handbook.

     

    Related Products

    This article applies to 5 products

    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SX SoC FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.