Description
Triple-Speed Ethernet (TSE) MegaCore® IP has many clock domains and all reset signals which are synchronized with each clock domain are genereated from only one reset input signal in the TSE IP.
Therefore, the reset signal must be de-asserted after all clocks are stable.