Qsys cannot generate a DDR interface in the HPS component with ECC enabled. If you try to specify such an interface, the result is an interface with no ECC. Depending on the interface width specified, the resulting interface width is as follows:
|Specified width||Resulting width|
Upgrade to the Altera Complete Design Suite v13.0 SP1 or later.