Article ID: 000079652 Content Type: Error Messages Last Reviewed: 09/03/2013

Error: PLL Output Counter parameter 'phase_shift' is set to an illegal value

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You might see this error when entering phase_shift values for output clocks in the Altera PLL megafunction in the Quartus® II software version 13.0:

    Error: PLL Output Counter parameter 'phase_shift' is set to an illegal value of '<phase_shift value> ps' on node '<node name>'.

    There is a bug in the Quartus II software version 13.0 that can occur when you specify your PLL output counter phase_shift value in degrees in the Altera PLL megafunction.

    Resolution

    Open the Altera PLL megafunction and change your phase_shift value from degrees to ps.

    This problem is scheduled to be fixed in a future version of the Quartus II software.

    Related Products

    This article applies to 15 products

    Stratix® V E FPGA
    Arria® V GX FPGA
    Cyclone® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GT FPGA
    Stratix® V GT FPGA
    Arria® V GZ FPGA
    Cyclone® V E FPGA
    Cyclone® V GX FPGA
    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SX SoC FPGA
    Stratix® V GX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.