Critical Issue
Description
The Quartus II software does not correctly model the timing performance of clock networks in Stratix V ES devices when both edges of the clock signal are used. Affects Stratix V engineering sample devices.
Resolution
Refer to the Stratix V datasheet for applicable clock frequency limits in this case.