Description
In the Stratix® V Hard IP PCIe core v12.0, the fixedclk is driven by Serdes reference clock input ref_clk directly, so the signal fixedclk_locked signal is removed from the port list.
Resolution
Environment
Quartus® II Subscription Edition
PCI Express
BUILT IN - ARTICLE INTRO SECOND COMPONENT