Article ID: 000078841 Content Type: Troubleshooting Last Reviewed: 08/06/2015

Why do I see this message when simulating the Altera Hard IP for PCI Express: # FATAL: <sim time> Current Link Speed is Unsupported?

Environment

    Quartus® II Subscription Edition
    Simulation
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You will see this message if you create your own Qsys project using an Avalon®-ST variant of the PCI® Express Hard IP core and do not include the Altera® example application (Titled "APPS" in the Altera created example designs), and do not drive the pld_core_ready signal on the Hard IP instantiation.

The full set of messages look like this:
# FATAL:          <sim time>   Current Link Speed is Unsupported                                                           
#                                  FAILURE: Simulation stopped due to Fatal error!

Resolution

Drive the pld_core_ready signal on the Hard IP core instantiation to 1\'b1.

Related Products

This article applies to 17 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Intel® Arria® 10 GX FPGA
Cyclone® V E FPGA
Intel® Arria® 10 SX SoC FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.