Article ID: 000078748 Content Type: Error Messages Last Reviewed: 08/07/2023

Warning (10034): Output port "cascade_out" at altera_pll.v(276) has no driver

Environment

    Quartus® II Subscription Edition
    PLL
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may see this warning in the Quartus® II software version 12.1 for designs that use the Altera_PLL megafunction. The cascade_out port is used when cascading one fPLL to another adjacent fPLL.  If you do not enable this port in the Altera_PLL megafunction in your design, the warning may still be generated during compilation.

 

Resolution

You can safely ignore this warning. It is generated by mistake.

Related Products

This article applies to 15 products

Cyclone® V SE SoC FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.