Article ID: 000078405 Content Type: Troubleshooting Last Reviewed: 09/26/2011

Timing Not Met in Cyclone III Devices

Environment

  • Cyclone® III FPGAs
  • Quartus® II Subscription Edition
  • Ethernet
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    Designs targeted to Cyclone III devices may not meet timing when the skew optimization option is turned on by default.

    This issue may affect variations in designs targeted to Cyclone III devices.

    Resolution

    Turn off the skew optimization option by adding the following assignment in the Quartus II settings file (.qsf):

    set_global_assignment -name ENABLE_BENEFICIAL_SKEW OPTIMIZATION OFF

    This issue will be fixed in a future version of the Triple-Speed Ethernet MegaCore function.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.