Article ID: 000078296 Content Type: Troubleshooting Last Reviewed: 05/24/2023

Does the UniPHY External Memory Interface Intel® FPGA IP support dynamic reconfiguration of it's parameters ?

Environment

    Quartus® II Subscription Edition
    DDR3 SDRAM Controller with UniPHY Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

No, dynamic reconfiguration of the UniPHY Intel® FPGA IP parameters is not supported.

Resolution

The UniPHY Intel FPGA IP can only be parameterized using the parameter editor or as an IP component in the Platform Designer.  If the parameters are changed, it must be regenerated.

Related Products

This article applies to 23 products

Cyclone® V GT FPGA
Cyclone® V E FPGA
Stratix® III FPGAs
Stratix® IV E FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA
Stratix® V E FPGA
Cyclone® V SX SoC FPGA
Cyclone® FPGAs
Arria® V GZ FPGA
Cyclone® V GX FPGA
Arria® V GT FPGA
Cyclone® V SE SoC FPGA
Stratix® FPGAs
Arria® FPGAs
Arria® V GX FPGA
Arria® V ST SoC FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA
Arria® II GZ FPGA
Cyclone® V ST SoC FPGA
Arria® II GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.