Article ID: 000078209 Content Type: Troubleshooting Last Reviewed: 06/25/2014

What is the status of the General Purpose I/O pins during Configuration via Protocol(CvP) Init or CvP Update?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When performing CvP Init, once the periphery file is loaded, only the Hard IP for PCI Express is released from reset.  All other GPIOs are released after the core is loaded. Consequently, all other I/Os are tristated until core configuration is complete.

 

Similarly, during CvP Update, the GPIOs are tristated during the update process, and are re-released after the updated core is loaded. The same is true for reserved pin assignments. These assignments are not active until the core is loaded.

 

There is no way in Quartus® II software to make I/Os stay at a specific value during CvP Init or Update. Pull-up or pull-down resistors are required on the PCB if specific values are required during the CvP process.

Related Products

This article applies to 12 products

Arria® V GZ FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V SE SoC FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.