Article ID: 000078208 Content Type: Troubleshooting Last Reviewed: 05/21/2015

Why do memory reads and writes fail to my PCI Express Endpoint enabled BAR locations?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Memory read and write transaction may fail if the PCI Express® Device Identification Class Code Register is set to 0.

A class code of 0 is reserved for devices built before class code definitions were finalized (pre PCI™ 2.0). Consequently, this is an invalid Device Class for PCI Express.

Resolution

You can obtain valid Device Class codes from the PCI-SIG® PCI Code and ID Assignment Specification.

 

Related articles

Related Products

This article applies to 19 products

Arria® II GZ FPGA
Stratix® IV GX FPGA
Arria® II GX FPGA
Stratix® IV GT FPGA
Arria® GX FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Stratix® II GX FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.