Article ID: 000078140 Content Type: Troubleshooting Last Reviewed: 06/29/2014

Why is the pll_powerdown port of the Stratix V device Transceiver Native PHY IP Core not removed when I enable the “Use external TX PLL” option?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Due to a problem in the Quartus® II software, the pll_powerdown port of the Stratix® V device Transceiver Native PHY IP Core is not removed when the “Use external TX PLL” option is enabled. This pll_powerdown port is not connected to any submodule and you can connect it to '0' in your design.

Related Products

This article applies to 3 products

Stratix® V GS FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.