Article ID: 000077860 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Can I disable option "Enable Avalon-MM byte-enable signals" when implementing DDR3 SDRAM UniPHY based controller IP in Qsys?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    When using a DDR3 UniPHY controller version 11.1 in your Qsys system if you disable the option "Enable Avalon-MM byte-enable signals", you may notice that there are no byte enables on the Avalon bus. The existence of the Avalon byte enables depends on this option. This option is checked by default but may be unchecked if no byte enables are desired.

    It is not recommended to disable the Avalon byte enables in a Qsys system, especially in a mixed-width system or when masters can perform partial word accesses, because it can lead to potential data corruption problems.

    Related Products

    This article applies to 8 products

    Stratix® V GX FPGA
    Stratix® V E FPGA
    Stratix® IV GX FPGA
    Stratix® IV GT FPGA
    Stratix® IV E FPGA
    Stratix® V GS FPGA
    Stratix® V GT FPGA
    Stratix® III FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.