Description
In Avalon-ST mode, the user logic is required to ensure that the TX TLP presented to the PCI* Express IP core is no larger than the negotiated Max Payload size.
In Avalon-ST mode, the user logic is required to ensure that the TX TLP presented to the PCI* Express IP core is no larger than the negotiated Max Payload size.
1
All postings and use of the content on this site are subject to Intel.com Terms of Use.