Article ID: 000076104 Content Type: Troubleshooting Last Reviewed: 12/02/2015

Why does my CSC-II output saturated signals when down-converting?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem with the Color Space Converter II (CSC-II) in Quartus® II version 14.0 and upwards, you will see saturation on the output if you attempt to convert a wider bits/pixel input to a narrower bits/pixel output.  For example, attempting to convert 10bits/pixel YCrCb to 8bits/pixel RGB will show this problem.

Resolution

To workaround this issue, use the same widths on both input and output, and then discard the least significant bits (of each field) of the output to create the width you desire.

This is scheduled to be fixed in a future Quartus Prime release.

Related Products

This article applies to 26 products

Cyclone® IV GX FPGA
Cyclone® IV E FPGA
Cyclone® V GT FPGA
Stratix® V GS FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V E FPGA
Cyclone® V GX FPGA
Stratix® IV E FPGA
Stratix® IV GT FPGA
Arria® V SX SoC FPGA
Intel® MAX® 10 FPGAs
Cyclone® V SE SoC FPGA
Stratix® IV GX FPGA
Cyclone® V ST SoC FPGA
Stratix® V E FPGA
Cyclone® V SX SoC FPGA
Arria® V GZ FPGA
Intel® Arria® 10 GT FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 SX SoC FPGA
Arria® V GT FPGA
Arria® V GX FPGA
Arria® V ST SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.