Article ID: 000075620 Content Type: Product Information & Documentation Last Reviewed: 07/12/2021

How much time does the P-Tile Debug Toolkit Eye Viewer take to plot an eye diagram ?

Environment

  • Intel® Agilex™ F-Series FPGAs and SoC FPGAs
  • Intel® Stratix® 10 DX FPGA
  • Intel® Quartus® Prime Pro Edition
  • Avalon-ST Intel® Stratix® 10 Hard IP for PCI Express
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    When you run the Eye Viewer function in the P-Tile Debug Toolkit, you may find the progress status goes up to 90% and stops at this level for some time.

    If there is no error reported in the message panel and you are able to read the P-Tile information, TX and RX lanes parameters, there is no issue with the operation of the P-Tile Debug Toolkit and the Eye Viewer function.

    If the P-Tile is connector to the system (which runs the P-Tile Debug Toolkit) via local JTAG server connection, it may take up about 15 minutes to plot eye for one lane. If the connection is via remote JTAG server, it may take up to 40 minutes or more to plot eye diagram for one lane.
     

    Resolution

    If you need the P-Tile Debug Toolkit to plot an eye diagram in a shorter time, use the local JTAG server connection to access the P-Tile.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.