Article ID: 000075395 Content Type: Troubleshooting Last Reviewed: 03/28/2017

What assignments do I need for a PCIe Gen1, Gen2 or Gen3 design that targets an Arria 10 ES2, ES3 or production device?

Environment

  • Intel® Arria® 10 GX FPGA
  • Intel® Arria® 10 FPGAs and SoC FPGAs
  • Intel® Arria® 10 GT FPGA
  • Intel® Arria® 10 SX SoC FPGA
  • Intel® Quartus® Prime Pro Edition
  • PCI Express
  • Intel® Arria® 10 Cyclone® 10 Hard IP for PCI Express
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    What assignments do I need for a PCI® Express Gen1, Gen2 or Gen3 design that targets an Arria® 10 ES2, ES3 or production device?

    Resolution

    The settings or assignments in the Workaround/Fix section are  recommended for PCIe® designs; they are currently not included by default with the Quartus® Prime software.

    Workaround/Fix
    Follow the instructions corresponding to the Quartus Prime version you are using.  

    Quartus Prime 15.0 and 15.1
    Follow the instructions in the rd04242015_385_150_151.pdf.

    Quartus Prime 16.0
    Upgrade to Quartus Prime 16.0.2 or later for the latest settings.  Also, follow the instructions in the 16.0.2 and later section below.

    Quartus Prime 16.0.1
    Follow the instructions in rd04242015_385_1601.pdf or upgrade to Quartus Prime 16.0.2.  Use the following files as shown in the PDF.
    quartus-16.0.1-1.14-windows
    quartus-16.0.1-1.14-linux.run quartus.ini
    pm_uc_16ww28p5_d3.hex
    pm_uc_16ww28p5_d2.hex

    Quartus Prime 16.0.2, 16.1 and 16.1.1
    Follow the instructions in rd04242015_385_1602.pdf.

    Quartus Prime 16.1.2 or later
    Starting in Quartus Prime 16.1.2, the recommended transceiver settings are set by default for PCIe.

    If you are upgrading your Arria 10 PCIe from an earlier version of Quartus Prime, follow the instructions in rd04242015_385_1612.pdf.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.