Article ID: 000074695 Content Type: Error Messages Last Reviewed: 11/08/2022

Error (14566): The Fitter cannot place 1 periphery component(s) due to conflicts with existing constraints (1 I/O pad(s))

Environment

  • Intel® Quartus® Prime Standard Edition
  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Software version 15.1 and later, you might see the following error message when compiling designs targeting Intel® Arria® 10 devices:

    Error (14566): The Fitter cannot place 1 periphery component(s) due to conflicts with existing constraints (1 I/O pad(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
        Error (175020): The Fitter cannot place logic I/O pad that is part of <design top name> <design top name> in region (<X1>, <Y1>) to (<X2>, <Y2>), to which it is constrained, because there are no valid locations in the region for logic of this type.
            Info (14596): Information about the failing component(s):
                Info (175028): The I/O pad name(s): <a differential pin name>(n)
            Error (16234): No legal location could be found out of 2 considered location(s).  Reasons why each location could not be used are summarized below:
                Info (175015): The I/O pad <a differential pin name> is constrained to the location <pin number 1> due to: User Location Constraints (<pin number 1>)
                    Info (14709): The constrained I/O pad is contained within a pin, which contains this I/O pad
                Error (175003): The I/O pad location is occupied (2 locations affected)
                    Info (175029): <pin number 2>. Already placed at this location: I/O pad ~ALTERA_CLKUSR~
                    Info (175029): <pin number 1>. Already placed at this location: I/O <a differential pin name>
                        Info (175015): The I/O pad <a differential pin name> is constrained to the location <pin number 1> due to: User Location Constraints (<pin number 1>)

    You can use the CLKUSR pin as a user I/O pin when CLKUSR is not optionally used for device configuration, initialization, transceiver calibration or/and EMIF HMC calibration.  However, when the dual purpose CLKUSR pin is automatically assigned as a n-channel of a differential pin pair because of the location assignment of the p-channel of the differential pin pair, this error might occur.

    Resolution

    To avoid this error, use the following assignment.

    set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION OFF

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.