Article ID: 000074350 Content Type: Troubleshooting Last Reviewed: 12/14/2020

Why is the nINIT_DONE signal always stuck in a HIGH state when using the Reset Release Intel® FPGA IP in Intel® Agilex™ devices?

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem with the Reset Release Intel® FPGA IP in Intel® Quartus® Prime Pro Edition software version 20.3 and earlier, the nINIT_DONE signal is always stuck in a HIGH state when using Intel® Agilex™ devices.

    Resolution

    To fix this issue, recompile the design in Intel® Quartus® Prime Pro Edition software starting from version 20.4.

    In Intel® Quartus® Prime Pro Edition software version 20.4, Intel® Quartus® Prime will allow the SOF generated from version 20.3 and below to program into Intel® Agilex™. However, Intel® Quartus® Prime Pro Edition software will report critical warning message as shown below if you try to program the SOF generated from version 20.3 and below through command line. The following critical warning message will not be reported if using Intel® Quartus® Prime Programmer.

    Critical Warning: The SOF provided is generated using Intel® Quartus® Prime Pro Edition software version 20.3 and below. Kindly recompile the design on Intel® Quartus® Prime Pro Edition software version 20.4 and above. Using SOF generated in Intel® Quartus® Prime Pro Edition software version 20.4 and above will cause the output of the Reset Release Intel® FPGA IP to behave abnormally.

    Related Products

    This article applies to 1 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.