Article ID: 000074098 Content Type: Error Messages Last Reviewed: 04/08/2015

Error (178018): Channels in the bonded channel groups containing the following must be placed in contiguous locations. If CMU PLLs are used, gaps must be left for the transmit PLL channel.

Environment

  • Arria® V ST SoC FPGA
  • Arria® V GX FPGA
  • Arria® V GT FPGA
  • Cyclone® V GT FPGA
  • Cyclone® V GX FPGA
  • Arria® V SX SoC FPGA
  • Cyclone® V ST SoC FPGA
  • Cyclone® V SX SoC FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Due to a problem in the Quartus® II software version 13.0, you may see this error with non-contiguous bonded channels clocked from a CMU PLL channel in Arria® V GX/GT or Cyclone® V devices.
Resolution

To work around this problem, you can make your PHY wide enough to fill the unused channels to make the interface contiguous.

This problem is scheduled to be fixed in a future release of the Quartus II software.

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.