Device Family: Stratix® IV GX

Type: Answers

Area: EMIF, Intellectual Property


IP Product: DDR3 SDRAM Controller MegaCore supporting UniPHY

Are there any known issues with "Non-Leveling" UniPHY based DDR3 SDRAM Controller in Quartus II software versions 10.0 and 10.0SP1?

Description

Yes. When your design instantiates "Non-Leveling" DDR3 SDRAM Controller with UniPHY in the Quartus® II software version 10.0 and 10.0 SP1, you may see the following warnings during compilation.

Warning: Ignored filter at <IP core name>.sdc(500): *aligned_oe* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at <IP core name>.sdc(500): Argument <from> is not an object ID
 Info: set_false_path -from *aligned_oe* -to

As a result, the timing margin report is imcomplete. You may find only Write timing margin report generated in "Report DDR".

To work around this problem, please use "Autoleveling selection" mode.

This issue has been fixed in Quartus II software version 10.1 and above.