Article ID: 000085922 Content Type: Troubleshooting Last Reviewed: 01/20/2016

Why does my Altera Hard IP for PCI Express not enter compliance loopback in Gen 3 mode?

Environment

  • PCI Express
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description The Altera® Hard IP core for PCI® Express will not enter compliance loopback mode at Gen3 rates if the compliance receive bit in the configuration register space, has not been set by the loopback master.
    Resolution To comply with the PCI Express Specification, ensure your loopback master sets the compliance receive bit correctly.

    Related articles

    Related Products

    This article applies to 7 products

    Stratix® V GX FPGA
    Stratix® V GT FPGA
    Intel® Arria® 10 GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Intel® Arria® 10 GX FPGA
    Intel® Arria® 10 SX SoC FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.