Device Family: Intel® Arria® 10 GT, Intel® Arria® 10 GX, Intel® Arria® 10 SX

Type: Answers

Area: EMIF, Intellectual Property


IP Product: DDR3 SDRAM Controller MegaCore supporting UniPHY

Why are some pins of adjacent banks placed on different edges of the package?

Description

Due to the physical packaging requirements, you may see pins from adjacent banks on different edges of the package. The I/O banks are adjacent and adhere to the design rules of adjacent banks.