Article ID: 000084952 Content Type: Product Information & Documentation Last Reviewed: 08/04/2023

How do I implement the half-rate bridge option for connection to a full-rate memory controller?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    While using the Quartus® II software versions before 11.0, the half-rate bridge option was a selectable parameter in the memory controller IP megawizard.

    While using the Quartus® II software versions 11.0 and later, the only Altera IP-supported option for the half-rate bridge is to use the SOPC Builder Avalon-MM DDR Memory Half-Rate Bridge component. This can be used in a QSYS project in the latest release of the Quartus® II software.

    For documentation on a half-rate bridge, see the Avalon Memory Mapped Bridges chapter of the SOPC Builder User Guide.

     

    Resolution

    While using the Quartus® II software versions 11.0 and later, the only Altera IP-supported option for the half-rate bridge is to use the SOPC Builder Avalon-MM DDR Memory Half-Rate Bridge component. This can be used in a QSYS project in the latest release of the Quartus® II software.

    Related Products

    This article applies to 23 products

    Arria® V GT FPGA
    Stratix® III FPGAs
    Stratix® IV GX FPGA
    Arria® II GX FPGA
    Arria® II GZ FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V ST SoC FPGA
    Stratix® IV E FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® IV GX FPGA
    Cyclone® IV E FPGA
    Stratix® V GT FPGA
    Cyclone® V GX FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V GX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.