You may see this error message when the Intel® Arria® 10 GX BSP board.sys file is opened in Qsys and you choose the option “Sync All System Infos” using Quartus® Prime software version 17.0
Device Family: Intel® Arria® 10
Intel Software: Intel FPGA SDK for OpenCL
Workaround / Fix
To work around this issue change the address to 0xcf00 of the PR IP. If you recompile the base revision then this address change must also be reflected in the following file linux64/driver/hw_pcie_constants.h by changing the ACL_PRCONTROLLER_OFFSET value to 0xcf00.
This problem has been fixed starting in Quartus Prime software version 17.1.