VHDL: Unsigned Multiplier with Registered I/O

This example describes an 8-bit unsigned multiplier design with registered I/O in VHDL.

Figure 1. Unsigned Multiplier Top-Level Diagram

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Table 1. Unsigned Multiplier Port Listing

Port NameTypeDescription
a[7:0],
b[7:0]
Input8-bit unsigned, registered data inputs. Input data is fed into the multiplier at each clock cycle
clkInputClock input
clearInputAsynchronous clear input
result[15:0]Output16-bit registered data output

These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.