List of Messages |
CAUSE: You tried to run the SignalTap II Logic Analyzer, but you did not download a design with the current SRAM Object File (.sof), you did not compile the design with a SignalTap II File (.stp) enabled, the design did not compile correctly, or the circuit board is not connected to a communications cable.
ACTION: Make sure the circuit board is connected to a communications cable, compile the embedded logic analyzer megafunction, program the device with the latest SOF, and re-attempt to run the SignalTap II Logic Analyzer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.