Alder Lake S

12th Gen Intel® Core™ desktop processors for IoT applications with performance hybrid architecture¹, combining Performance-cores and Efficient-cores into a single die with Intel® Thread Director², enable IoT use cases with up to 1.36x times faster in single-thread performance ³ and up to 1.35x times faster in multi-thread performance ³ vs. 10th Gen Intel® Core™ Processors.

Read the product brief and infographic.

{"collectionRelationTags":{"relations":{"AND":["etm-147fa7f44192433d9e813f14dbf110a9","etm-463a78c6acd4426dbb9221017285031e"]},"featuredIds":[]},"collectionId":"684760","resultPerPage":24.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":0},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":1},{"facetId":"Products","type":"Products","deprecated":true,"name":"Products","position":2},{"facetId":"OperatingSystem","type":"OperatingSystem","deprecated":true,"name":"OperatingSystem","position":3}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-147fa7f44192433d9e813f14dbf110a9","etm-463a78c6acd4426dbb9221017285031e"],"cardView":false,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"coveoSplitSize":750,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}],"updateCollateralMetadataEnabled":true,"relatedAssetsEnable":true,"disableExpandCollapseAll":false,"enableRelatedAssetsOnExpandAll":false}

Product and Performance Information

Performance hybrid architecture combines two new core microarchitectures, Performance-cores (P-cores) and Efficient-cores (E-cores), on a single processor die. Select 12th Gen Intel® Core™ processors (certain 12th Generation Intel® Core™ i5 Processors and lower) do not have performance hybrid architecture, only P-cores.

Built into the hardware, Intel® Thread Director is provided only in performance hybrid architecture configurations of 12th Gen Intel® Core™ processors; OS enablement is required. Available features and functionality vary by OS.

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.

Select Your Language

Using Intel.com Search

Quick Links

Recent Searches

Advanced Search

Only search in

Alder Lake S

Product and Performance Information