LVDS Tunneling Protocol and Interface (LTPI) IP
LVDS Tunneling Protocol and Interface (LTPI) is a soft IP introduced in the DC-SCM 2.0 Specification to facilitate the tunneling of low-speed signals between the host platform module (HPM) and secure control module (SCM) through the low-voltage differential signaling (LVDS) interfaces.
Next-Gen Protocol for DC-SCM 2.0
The LTPI interface is designed for tunneling various low-speed signals between the Host Processor Module (HPM) and the Secure Control Module (SCM). It can be implemented with two FPGA or CPLD devices for configurations with typical BMC devices.
Both HPM and SCM work together to manage and secure communication within a system by tunneling control signals over the LVDS interface within the system.
- Compliant with OCP DC-SCM 2.0 LTPI 1.0 specifications.
- Supports all speed-grade configurations for the Agilex™ 5 devices.
- Supports up to five channel aggregation and disaggregation.
- Supports GPIO, I2C, UART, OEM, and data channel aggregations.
- Supports link training for reliable link operation.
- Supports up to 500 Mbps data rate for all speed-grade configurations in Agilex™ 5 devices.
- Data Centers: LTPI communicates between Host Processor Modules (HPM) and Secure Control Modules (SCM), enabling efficient control signal management and real-time data transfer.
- Embedded Systems: Ideal for embedded systems requiring efficient control plane expansion and low-latency signal transmission.
- High-Speed Video Streaming: LTPI can be used for high-speed video streaming applications, demonstrating its adaptability beyond traditional use cases.
- FPGA-Based Designs: LTPI is well-suited for FPGA and CPLD implementations, providing scalable, low-latency transport mechanisms for various control signals.
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.