Macnica Americas, Inc. is the North American division of Macnica Fuji Electronics Holdings, Inc. a $10B global leader in technology product distribution, high-touch support, and complex design services with headquarters in Yokohama, Japan. Macnica Americas serves OEM companies, particularly those focused on creating innovative video, imaging, networking and storage products. Our highly technical team works closely with our customers and clients to scope, recommend and source the best components, boards, modules, displays, IP cores and software. During the design process, we help optimize, customize or even create specific solutions for our clients. By leveraging our skilled and experienced engineers, clients can accelerate development and manufacturing without compromising outcomes. We offer customers and clients the benefit of our knowledge, experience and proprietary IP produced from working extensively with FPGAs, high-quality standards-based video transport and video processing technologies, including image sensor processing, video compression, and deep learning. Also, our automotive division exclusively supports North American automotive customers with its deep understanding of the special requirements of the application. If sourcing or production needs extend beyond North America, Macnica Americas is part of a well-integrated global network whose products and services are accessible to our North American customers. Macnica Americas’ headquarters is in San Diego, with offices in San Jose, Dallas, Chicago, and representatives throughout the USA and Canada.
Offerings
Offering
The SMPTE® ST2110 suite revolutionizes professional media industries by spearheading the transition from traditional SDI to IP-based broadcasting applications. Macnica proudly presents its SMPTE® ST2110 IP product, a comprehensive solution tailored for broadcasting systems. This offering comprises essential components:ST2110 Hardware IP for Intel® SoC FPGA, ST2110 Software Development Kit (SDK), and Reference Designs. The ST2110 Tx/Rx IP Package boasts compliance with a wide spectrum of SMPTE® standards, encompassing ST2059-1/2, ST2022-series, ST2110-10, -20, -21, -22, -30, -31, -40, and additional provisions for RTP Payload Format for ISO/IEC 21122 (JPEG XS), NMOS, IS-04, IS-05, IS-07, IS-08, among others. Supports IGMP v2, v3 for multicast operations. Equipped with SDP Parser and Generator for stream configuration. Offers both In Band and out-of-band PTP for precise synchronization. Support for 10/25/40/100 G Ethernet. Macnica's ST2110 IP solution seamlessly integrates with Intel® Arria® 10 SoC, Stratix® 10 SoC, and Agilex® devices. Delivering a comprehensive suite, Macnica provides hardware IP, encrypted RTL and simulation models, license files, SDK with core engine and application libraries, along with detailed documentation, implementation guidelines, reference designs, and demonstration resources.
Offering
The MEP100 is a SMPTE ST 2110-aware COTS add-in card built on Intel Agilex® 7 includes SMPTE ST 2110 FPGA IP Core implementation, the M2S SDK, and a collection of reference designs for SDI-to-IP gateways and NIC solutions. This platform is designed for the most demanding video processing tasks. It offers dual-port QSFP28 network interfaces for up to 100 GbE each, PCIe Gen4 x16 connection with the host server, and up to five independent DDR4 memory banks for local media buffering implementation. Compliant with SMPTE ST 2110-20, 2110-22, 2110-30, 2110-31, and 2110-40. Hardware-based reconstruction of SMPTE ST 2022-7 redundant streams (Class C). SMPTE ST 2110-21 compliant hardware packet pacing at line rate (up to 100 Gbps). Support for up to 8x 4k60 streams or up to 16x 1080p60 streams (any combination
Offering
Macnica’s engineering team has developed a feature-rich kit based on a production-ready SoM with Agilex™ 5E FPGA with 656 KLEs. This kit includes substantial professional video interfaces, mobile interfaces, generous memory, networking, and direct access to I/O and transceivers. The CoaXPress and SLVS-EC video IP are also from the Macnica mPRESSION team, following their 10-year history of advanced FPGA IP development. Macnica’s Sulfur kit is an ideal platform for high-end video, medical video, machine vision, robotics, sensor integration, edge, and AI computing, and almost all industrial applications. The production-ready SoM gives developers an avenue for future Agilex™ 5 upgrades, as well as a core processing component for quick turnaround products or prototypes.The production-grade SOM includes the largest capacity Agilex™ 5E part with 656 KLEs, multiple powerful dual-core processors, DDR4, PCIe Gen4, 24 transceivers, and a host of high-speed interfaces along with GPIO.
Offering
ION 64b66b is an IP for high-speed serial interface targeting applications with inter-chip and inter-board connections.Lightweight link layer protocol provides one-to-one data movement via one or more high-speed serial lanes.Features13.5-Gbps maximum transmission rate per lane (however, depends on the FPGA used)Supports up to 16 lanesSupports CRC functionSupports Scrambler functionSupports asymmetrical linkSupported DevicesArria® 10 GX* Please contact Macnica sales department for information about other devices.DeliverablesEncrypted RTL (Verilog HDL)Reference designSimulation environment (For ModelSim)User's manual, Reference manualDownloads64b/66b High-speed Serial Interface IP (ION 64b66b) PDF
Offering
ION 8b10b is a high-speed serial interface targeting applications with inter-chip and inter-board connections. Lightweight link layer protocol provides one-to-one data movement via one or more high-speed serial lanes.Features8-Gbps maximum transmission rate per lane (however, depends on the FPGA used)Supports up to 16 lanesSupports CRC functionSupports Scrambler functionSupports asymmetrical linkSupported DevicesCyclone® V GXCyclone® 10 GXArria® 10 GX* Please contact Macnica sales department for information about other devices.DeliverablesEncrypted RTL (Verilog HDL)Reference designSimulation environment (For ModelSim)User's manual, Reference manualDownloads8b/10b High-speed Serial Interface IP (ION 8b10b) PDF
Offering
The USB3 Vision Device Package is an IP package to transfer image data complying with the USB3 Vision standard. The IP transmits image data from the image sensor to the host computer in real time. High-speed transmission is enabled through use of USB 3.0 for the communication interface. In addition, any commercially available GenICam compatible applications can control the IP because of its GenICam compliance.USB3 Vision is ideal for high-resolution, high-reliability machine vision cameras, medical imaging systems, and other applications that require maximized USB 3.0 performance.FeaturesCompliant with USB3 Vision Standard Version 1.01.Reference XML file containing camera description based on EMVA GenICam Standard Version 3.0.1 is packaged. Users can start evaluation by using their third-party GenICam applications immediately after purchase. (available soon)USB 3.0 Protocol Stack Macnica developed, USBDmAcs TM is integrated, which creates a highly reliable USB 3.0 environment.SpecificationsCompliant with USB3 Vision Standard Version 1.01Compliant with EMVA GenICam Standard Version 3.0.1Image data (RAW, YUV, RGB, etc.) and chunk data transferAlso available: “BetelmaGiCs GenICam Software” (Macnica-developed middleware for Windows compliant with the GenICam standard)Supported DevicesCyclone V + Cypress EZ-USB ® FX3 TM* Please contact Macnica sales department for information about other devices.DeliverableEncrypted RTL (Verilog HDL)USB3 Vision Device FW Library for Nios II processorUSB 3.0 Protocol Stack “USBDmAcs” for Cypress EZ-USB FX3Reference environment (sample hardware design, firmware application, XML file)User’s manual* Please contact your local Macnica sales representative or through contact form for information about other deliverables.
Offering
IEEE1588 is a standard for time synchronization scheme between network-connected devices. The IEEE1588 standard-based Protocol Stack Package achieves high precision time synchronization with accuracy of 100 nanoseconds or lower. In addition to IEEE1588-2008 compliance, this package is also compliant with the SMPTE2059 profile for broadcast equipment. Achieves time synchronization with accuracy of 100 nanoseconds or lower. Compliant with SMPTE2059 profile in addition to the default PTP profile defined by IEEE1588 standard. Supports not only hardware compensation but also software digital compensation for its frequency compensation mechanism. Easy migration to a target hardware, UDP/IP protocol stack, and OS. Supported Devices, Cyclone III/VMarvell 88E1512P. Please contact Macnica sales department for information about other devices. Software library, Encrypted RTL (Verilog HDL)Sample software user's manual, Reference manual function when operating as a master device, the IEEE1588 software library distributes PTP packets with the value of IEEE1588 counter implemented in RTL. When operating as a slave device, the IEEE1588 software library synchronizes the value of IEEE1588 counter with the master device based on the PTP packet information received from the master. The synchronization accuracy is less than 100 nanoseconds. A pulse generator implemented in RTL outputs various pulses, such as arbitrary periodic pulses and V-SYNC (video synchronization signals), in accordance with the value of IEEE1588 counter synchronized to the master device functions dependent on user’s development environment, such as hardware-dependent layer, are cutout as software layers for easy migration to any target environment.
Offering
CoaXPress is defined by JIIA (Japan Industrial Imaging Association) for high-speed image data transmission mainly for Machine Vision applications. CoaXPress uses 75Ω coaxial cable as a physical medium and supports the transfer rate up to 6.25Gbps/cable. Utilizing this IP core and reference design allows you to easily develop a device compliant with CoaXPress.Macnica has got much experience with GenICam through GigE Vision IP and USB3 Vision IP.CoaXPress IP package also includes a software library to help you support GenICam development.FeaturesCompliant with CoaXPress Version 1.1.1Data rate up to 6.25Gbps/laneSupports up to 4 ConnectionsSupports up to 4 StreamsSupports GenICamTested under “Inter Operability Test” by JIIASupported DevicesIntel Cyclone 10 GXIntel Arria 10 GX* Please contact Macnica sales representatives about the support for other device fmilies.DeliverablesEncrypted RTL (Verilog HDL)Reference designFirmware for CoaXPress/GenICam including XML generatorDocumentsDevice Resource Utilization* Please contact Macnica sales department.Demo EnvironmentImage stream from pattern generator implemented in Arria 10 GX is transferred to PC via CoaXPress of 6.25Gbps x4 Connection.Tested frame grabber boardBitFlow Cyton-CXP (CYT-PC2-CXP4)AVAL DATA APX-3664Euresys Coaxlink Quad G3
Offering
SLVS-EC is the next-generation, high-speed interface for high-resolution CMOS image sensors.This standard is tolerant of lane-to-lane skew because of embedded clock technology that simplifies board-level design of high-speed and long-distance data transmission.Originally developed and licensed by Sony, SLVS-EC is now starting to be supported by multiple image sensor suppliers.Learn More about SLVS-ECIP Core FeaturesCompliant with SLVS-EC Specification v1.2 and v2.0 by SonySupports various functions defined by the SLVS-EC Link layer (FPGA dPCS/PMA is used as Physical layer)Supports Byte-to-Pixel conversion for various lane-configurationsSupports Header analysis and Payload error detectionSupported DevicesIntel® Cyclone V GX (v1.2)Intel® Cyclone 10 GX (v1.2 / 2.0)Intel® Arria 10 GX (v1.2 / 2.0)Xilinx Artix 7 (v1.2)Xilinx Kintex 7 (v1.2)Xilinx Kintex Ultrascale (v1.2)Xilinx Kintex Ultrascale (v1.2) Please contact your local Macnica sales representative or through contact form for information about other devices.DeliverableEncrypted RTL (Verilog HDL)Reference designSimulation environment (For ModelSim)User's manual, Reference manualEvaluation & Development EnvironmentMacnica EasyMVC is the evaluation and development environment for SLVS-EC IP core, providing the whole infrastructure needed including a variety of image sensor boards with Sony IMX image sensors with SLVS-C interface, FPGA boards with supported FPGAs, and interface boards to support various machine vision interface standards.