JTAG Boundary-Scan Testing User Guide: Agilex™ 3 FPGAs and SoCs

Download PDF
ID 849318
Date 4/30/2025
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 3 JTAG BST Overview 2. Agilex™ 3 JTAG BST Architecture 3. Agilex™ 3 BST Operation Control 4. Agilex™ 3 I/O Voltage for JTAG Operation 5. Enabling and Disabling Agilex™ 3 BST Circuitry 6. Agilex™ 3 BST Guidelines 7. Document Revision History for the JTAG Boundary-Scan Testing User Guide: Agilex™ 3 FPGAs and SoCs
2. Agilex™ 3 JTAG BST Architecture x
2.1. JTAG Circuitry Functional Model 2.2. JTAG Pins 2.3. IEEE Std. 1149.1 Boundary-Scan Register 2.4. IEEE Std. 1149.6 Boundary-Scan Register
2.3. IEEE Std. 1149.1 Boundary-Scan Register x
2.3.1. Boundary-Scan Cells of Agilex™ 3 Device I/O Pin
3. Agilex™ 3 BST Operation Control x
3.1. Device ID 3.2. Supported JTAG Instructions
5. Enabling and Disabling Agilex™ 3 BST Circuitry x
5.1. Enabling BST Circuitry 5.2. Disabling BST Circuitry
6. Agilex™ 3 BST Guidelines x
6.1. Performing Agilex™ 3 Boundary-Scan Testing 6.2. Agilex™ 3 IEEE Std. 1149.1 BST Guidelines
1. Agilex™ 3 JTAG BST Overview
2. Agilex™ 3 JTAG BST Architecture
3. Agilex™ 3 BST Operation Control
4. Agilex™ 3 I/O Voltage for JTAG Operation
5. Enabling and Disabling Agilex™ 3 BST Circuitry
6. Agilex™ 3 BST Guidelines
7. Document Revision History for the JTAG Boundary-Scan Testing User Guide: Agilex™ 3 FPGAs and SoCs

7. Document Revision History for the JTAG Boundary-Scan Testing User Guide: Agilex™ 3 FPGAs and SoCs

Document Version Changes
2025.04.30 Initial release.
Level Two Title